

Appln No. 10/043,763

Amdt dat November 4, 2003

R ply to Office action of October 24, 2003

Amendments to the Claims:

This listing of claims will replace all prior versions, and listings, of claims in the application:

Listing of Claims:

1. (Currently amended) A method of protecting an integrated circuit from over voltage, the method comprising:

accepting a voltage from a power supply input to the integrated circuit;

accepting a pad voltage from an external voltage source;

comparing the power supply voltage to a predetermined value;

coupling a bias voltage for the integrated circuit to a gate of a PMOS (P-channel Metal Oxide Semiconductor) device when the power supply is below the predetermined value; and

coupling the pad voltage to a bias_mid node through the PMOS device to provide the bias voltage for the integrated circuit when the power supply is below the predetermined value.

2. (Currently amended) A method as in claim 1 wherein coupling the bias voltage for the integrated circuit to the gate of the PMOS (P-channel Metal Oxide Semiconductor) device when the power supply is below the predetermined value ~~the pad voltage to the bias_mid node comprises: coupling the pad voltage into a drain of the PMOS device~~ comprises coupling the bias voltage to the gate of the PMOS (P-channel Metal Oxide Semiconductor) device through a first plurality of diode connected MOS devices when the power supply is below the predetermined value.

Appln No. 10/043,763

Amdt date November 4, 2003

Reply to Office action of October 24, 2003

3. (Currently Amended) A method as in claim ~~[[2]]~~ 1 wherein coupling the pad voltage to the bias_mid node through the PMOS device to provide the bias voltage for the integrated circuit further comprises using the source voltage of the PMOS device to couple the pad voltage to the bias_mid node.

4. (Currently Amended) A method ~~as in claim 2 wherein coupling the pad voltage into the drain of a PMOS (P channel Metal Oxide Semiconductor) device comprises~~ of protecting an integrated circuit from over voltage, the method comprising:

accepting a voltage from a power supply input to the integrated circuit;

accepting a pad voltage from an external voltage source;

comparing the power supply voltage to a predetermined value;

coupling a bias voltage for the integrated circuit to a gate of a PMOS (P-channel Metal Oxide Semiconductor) device when the power supply is below the predetermined value; and

providing the pad voltage to an input of a plurality of diode connected MOS devices; and

coupling an output of the plurality of diode connected MOS devices to the drain of the PMOS device to couple the pad voltage to a bias_mid node to provide the bias voltage for the integrated circuit when the power supply is below the predetermined value.

5. (Currently amended) A method for generating a bias voltage (bias_mid) from a pad voltage (Vpad), when a power supply (V_{DD0}) is not present the method comprising:

Appln No. 10/043,763

Amdt date November 4, 2003

Reply to Office action of October 24, 2003

providing V_{DDO} to a ~~control electrode~~ gate of a first semiconductor device;

providing bias_mid to ~~an input electrode~~ a source of the first semiconductor device such that the first semiconductor device will turn off when $V_{DDO} - \text{bias_mid}$ is less than the threshold of the first semiconductor device; and

providing bias_mid to a gate of a MOS device ~~actuating a switch~~ in response to the turn off of the first semiconductor device to turn on the MOS device to couple V_{pad} to bias_mid.

6. (Currently Amended) The method of claim 5 wherein ~~actuating a switch~~ providing bias_mid to the gate of the MOS device in response to the turn off of the first semiconductor device to turn on the MOS device to couple V_{pad} to bias_mid comprises:

turning on a second semiconductor device and turning off a third semiconductor device which ~~[[are]]~~ is coupled to the second semiconductor device together thereby providing ~~a turn on voltage for a fourth semiconductor device~~ bias_mid to the gate of the MOS device to turn on the MOS device; and

using the turn on of the ~~fourth semiconductor~~ MOS device to couple V_{pad} to bias_mid.

Claims 7-22 (cancelled)

23. (New) The method of claim 6 wherein using the turn on of the MOS device to couple V_{pad} to bias_mid comprises:

providing the pad voltage to an input of a first plurality of diode connected MOS devices; and

Appln No. 10/043,763

Amdt date November 4, 2003

Reply to Office action of October 24, 2003

coupling an output of the first plurality of diode connected MOS devices to the drain of the MOS device.

24. (New) The method of claim 5 wherein providing bias_{mid} to the gate of the MOS device comprises providing bias_{mid} to the gate of the MOS device through a second plurality of diode connected MOS devices in response to the turn off of the first semiconductor device.

25. (New) The method of claim 6 wherein turning on a second semiconductor device and turning off a third semiconductor device comprises turning on a second semiconductor device, coupling V_{pad} to a gate of the third semiconductor device through a third plurality of diode connected MOS devices and the second semiconductor device to turn off the third semiconductor device.

26. (New) The method of claim 4 further comprising:
providing V_{DDO} to a gate of a first semiconductor device
providing a bias voltage for the integrated circuit to a source of the first semiconductor device such that the first semiconductor device will turn off when V_{DDO} minus the bias voltage for the integrated circuit is less than the threshold of the first semiconductor device; and

providing a bias voltage for the integrated circuit to the PMOS (P-channel Metal Oxide Semiconductor) device in response to the turn off of the first semiconductor device to couple the pad voltage to a bias_{mid} node to provide the bias voltage for the

Appln No. 10/043,763

Amdt date November 4, 2003

R ply to Office action of October 24, 2003

integrated circuit when the power supply is below the predetermined value.

27. (New) The method of claim 4 wherein providing the bias voltage for the integrated circuit to the gate of the PMOS (P-channel Metal Oxide Semiconductor) device in response to the turn off of the first semiconductor device to couple the pad voltage to a bias_mid node comprises:

turning on a second semiconductor device and turning off a third semiconductor device which is coupled to the second semiconductor device thereby providing the bias voltage for the integrated circuit to the gate of the PMOS (P-channel Metal Oxide Semiconductor) device to turn on the PMOS (P-channel Metal Oxide Semiconductor) device; and

using the turn on of the PMOS (P-channel Metal Oxide Semiconductor) device to couple the pad voltage to a bias_mid node comprises.

28. (New) The method of claim 4 wherein providing the bias voltage for the integrated circuit to the gate of the PMOS (P-channel Metal Oxide Semiconductor) device comprises providing the bias voltage for the integrated circuit to the gate of the PMOS (P-channel Metal Oxide Semiconductor) through a second plurality of diode connected MOS devices in response to the turn off of the first semiconductor device.

29. (New) The method of claim 11 wherein turning on a second semiconductor device and turning off a third semiconductor device comprises turning on a second semiconductor

Appln No. 10/043,763

Amdt dat November 4, 2003

Reply to Office action of October 24, 2003

device, coupling the bias voltage for the integrated circuit to a gate of the third semiconductor device through a third plurality of diode connected MOS devices and the second semiconductor device to turn off the third semiconductor device.